Abstract We present a Redundant Signed Digit (RSD) driving scheme for binary weighted D/A conversion. This scheme retains the simplicity of conventional binary weighted D/A conversion, but has greatly improved robustness with regard to parasitic eects, especially when processing signals with a high crest factor. Such signals occur in communication systems that use e.g. orthogonal frequency-division multiplexing (OFDM). In this case we measured an improvement of 9dB in Missing Tone Power Ratio performance on a prototype 250 MSample/s circuit implemented in 0.18µm CMOS.
Introduction Orthogonal frequency-division multiplexing (OFDM) is frequently used in con-
temporary communication systems such as xDSL and next generation systems such as LTE [1] .
The associated signals have a large crest factor and thus, small signal values occur much more often than large signal values. This way, the D/A converter (DAC) must maintain an acceptable signal integrity for both small and large input signals. In many cases this leads to a requirement of 12 eective bits for the DAC, which translates to sophisticated and areaconsuming circuits [1] . A widely adopted approach to obtain this performance is the use of thermometer encoding for the most signicant bits in the DAC [1] . However, for design simplicity (which reduces design time and silicon area) a more preferable structure would only use binary weighted elements. Unfortunately, in such a binary weighted structure the largest (i.e. MSB) element toggles quite often, also for small amplitude signals. Each time this MSB element is toggled, its associated dynamic and static error is injected into the output signal, hereby severely aecting the signal integrity. As a result a very poor signal integrity is obtained for small signals. In this work, we use the Redundant Signed Digit (RSD) coding scheme for binary weighted D/A conversion. This technique originates from the Analog to Digital domain [2] and is applied here to D/A conversion. It will be demonstrated that this approach greatly improves the DAC performance for OFDM-like signals.
RSD Coded DAC The architecture of an RSD-DAC will be explained here starting from a classic binary weighted DAC. A digital input word D in , which consists of N bits, needs to be converted into an analog signal. Without loss of generality we normalize D in such that all valid values of D in are within the interval (-1 , +1). Now, a straightforward way to perform this operation is to use a binary weighted current-steering DAC. For this conversion N binary weighted current sources are used. It follows that the selection signals, S j , needed to control the switches in the DAC, can directly be derived from the bits of the input word D in , where −1 < D in < 1 and S j can be 1 or −1. Depending on the value of S j , the current I j of source j will ow into one of the matched output resistors R L or R L ( Fig. 1(a) ). This way, the dierential voltage signal, V out produced at the output of the DAC will be proportional to D in and equal to
For a binary weighted DAC this can be simplied to
where I 1 is the current of the smallest current cell.
[ Figure 1 about here.]
Instead of using the bits of the digital word directly, the S j can also be derived from a cascade of selection logic stages ( Fig. 1(b) ). While this approach seems an unnecessary complication for binary weighted DAC's, its generalization for RSD-DACs will prove useful in this discussion.
This way, every selection signal S j is made in a separate stage j of the pipeline, based on the
Here D j denotes the input signal of stage j. The output (or input of the next stage) D j+1
The input-output characteristic of one stage of this binary selection logic is shown in Fig. 2(a) .
In order to implement an RSD-DAC now the selection signal is also allowed to be equal to 0, and the decision rule changes into
where α denotes the decision level. While in most situations where RSD coding is used α is equal to 0.25 [2] , in reality the coding works for any value 0 ≤ α ≤ 0.5. This way, three states are possible for every stage, while the output of one stage is still dened by (1). The input-output characteristic is shown in Fig. 2(b) .
[ Figure 2 about here.]
The use of RSD coding in the selection logic implies a slight modication of the normal current-steering DAC, to handle the three-state selection signal S j . A simple solution for this is to implement two half-weight current sources for each RSD coded bit. The area for the current sources is not increased by this rearrangement and it is clear that such a circuit can deliver a dierential current equal to 0, +I j or −I j to the load and thus the three RSD-states can be created. Let us now illustrate how this coding scheme improves the performance for signals with a high crest factor. This means that those signals contain a lot of small values and very few large values. By introducing a state S j = 0 for every stage of the RSD-DAC and knowing that inputs generally have a mean value equal to zero, the number of switching current sources is adjusted to the input signal level. Indeed, when an input with a small value, e.g. α/3, is applied to the RSD-DAC, the rst stage will output a selection signal S 1 equal to 0 and a residue signal equal to 2 D 1 . The second stage will show a selection signal S 2 which equals to 0 and an output signal equal to 4 D 1 , see Fig. 3 . This means that the rst two stages that contain the largest current sources, will not be used when this signal is converted into an analog current. This way their associated static and dynamic errors will not be injected in the signal, only the errors of the remaining stages will be injected, but these are a lot smaller than those of the rst stages.
[ In order to evaluate the eectiveness of the RSD scheme the converter was tested for both the case of RSD coding and conventional binary weighted coding, which was implemented as well. For the RSD coding the transition levels ±α where set at −0.5 and 0.5. Fig. 4 shows the corresponding output spectra. In the case of binary weighted coding, the MTPR equals 41 dB while the MTPR for RSD coding is 50 dB, which is an improvement of 9dB.
Conclusions In this paper, we have presented a DAC circuit which employs a Redundant Signed Digit (RSD) coding scheme to drive an array of binary weighted sources. This scheme 
